
Lecture 17: Hardware security



Hardware Security Logistics - Randomress Sailures - Attachs who physical access * Lab 4 & PSet 4 out * OS bujs & Frust Zone dere 11/17 * Cache attacks * HCG OH Tuesday 11/15 1-2pm 32-G970 * Rowhammer - Attacks -/ physical acces * Probing attacks * Fault attacks * Supply-chain attacks

Running example ... * You are running a CA that signs certs (O- think of a cryptocurrency exchange) * Business is premised in Keeping secret key saret La Juicy target - small \$ saret CA Server request Sign(sk, req) Sign(sk, req) Sign(sk, req) Some policy only sign carts Sor x. mit. edn domainer. -> Can prove security of signature schene under Crypto assumption. -> Can versy that crypto implementation faithfully implements sig algorithm (on some deel h/w) . then you buy a computer, lood the code onto it and run it on a machine with a burch of other software Le What can go wrong? Les How to protect?

Theme

In crypto & software security, we have clean/crisp characterizations of attacter's power CRYPTO -> p.p.t S Attacker chooses arbitrary inputs SOFTWARE -In HW, it's often hard to precisely specify meaningful limits on the attached's power > Not sten clean/satisfying solutions. we'll discuss Three types of attack 1. evil process 2 attacker 1/ physical occers O. HW "brg"

Randomness failure * All of the crypto schemes we've discussed require vardomness: secret keys, nonces (CPA),.... * Where does a computer get random bits? - beypress timings - Clock - temp sensor Embedded device has predictable Very common failure: vardomness right after boot S when it generates crypto beys ⇒ Attacker can easily guess search bey Idea: Build a special randomness-generating device 6 RORAND instruction [Only helps if s/w developer new t. Using] time as randomness is common error. G Also bod PFG

Attacks Without physical access

Hardware defenses against OS bugs (Nut really a hardware problem, but can defend w/ help from hardware.) OS inforces Signing isolation b/w these processes) Attackents process Problem: Attacker can exploit OS bug to read memory of another process (even over notions) La OS is big - millions of LoC Ly Much of OS doesn't need to touch crypto secrets

Hardware defenses against os Buys

Iden: Split OS into two parts - Big (inserve) part - no access to servets - Small ("secure") part - access to secrets Hardware enforces isolation 6/w parts ("Trast Tore") => Assure that attacker compromises entire insec part When machine boots, startup code marks memory as "secure" or "insecure" - Insecure sole can't read scure nemory-segtant -Insecure code an only all specific firs in secure code (e.g. sign) -Messy logic (parser, nebserver, etc.) can live in insecure lard - Secrets & small piece of cale using then lives in insecum land TrustZone (simplified!) Smill OS Secure req req 552 Signing process 553 Signing process B-505 in Secure

Cache Attacks (or shared Hw resources more generally) Ex from Yaron & Benger 2014 ... simplified (eg Signing process OS inforces ¢____ isolation b/w Attackents process these processor Problem: * Attacker & victim process run * Victim can leave traces of scircts of the CPUon same CPU in state RAM 1. Victim runs, loods purple line a not Cache 2. Attackor rung loads purple line. 6 ~~ • • • • • . . . 3. If access is fast, attaken knaws that victim looded puple. L> Attacker learns info about victim's access pattern.

Cache Attack Example DSA signatures compute of mod p for secret $r = 2^{2018}$ $(P, g \approx 2^{2004.8})$ Ly If altocken learns "r" it can recover the secret signing key. IS attacker b victim both use Sane crypto library, the OS will keep only one copy of library 1. Victim runs out = 02. OS interripts, rune attacker for i = 1, ..., 2048 { $f_{i} = 1$ 3. Attacken runs, tries to access A out = T[:] - A 3 else s 4. If fast than r.= 1 blah *= T[] 🔶 B bits of r return out

Cache attacks: Defenses? Problem & Hard to specify limits on loakage 6/W processes vin "microarchitectural side channels" * CPU vendor keeps proc internals secret Only complete onswer Use separate handware. For security-critical code. No sharing of cache -> No cache attacks ... still need to be careful about timing, etc. Examples * Hardware Security madules * U2F taken * co-processors for crypto (next time)

Kouhammer Surprise: By reading memory often, can induce bit flips in adjacent nemory locations. Data in main ven (DRAM) stored in copactors Ly They drain over time, must be "refrested" (Gt ms) Reading chunk of new drains capacitors Lo Must be rewritten - Voltage fluctuations on one row conce reshboring rows to discharge more quickly Attack Ruad bytes in mem Fast as possible => Bit flips in rearby nemory OS deduplicates memory pages Phy nen La IS attacter process & victim process have chunk of identical data, 03 stores then both in Same phys RAM => Attackor can hannor orbitrary RAM locations! Mitigation: Rescent potential victim wars nor often Lo HW changes,



Probing	Atto	icks								• • •
· · · · · · ·			Hack	er l	1848	probe	to	rea	d o	nt
Another							În (chp		
	· · ·					 	· · · ·		· · · · · · · · · · · · · · · · · · ·	· · · ·
Example	LS	· · · · · ·		• • •			• • •	· · · ·		• • •
	buer	analysi	s	point	- Lise	deper	ds	on Se	ecret	• • •
P	robe a	pinr pinr	of ch	ip' '		0 0 0				
	ptical	cmiss s lights	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~			ronten		· · · · ·	· · ·	· · · ·
- bl	ptical linkin	emiss 3 lights	on on	retu	vork i	• • •	• • •	οροιο	oh -	
- bl	ptical linkin	emiss 3 lights	on on	retu	vork i	• • •	• • •	enon	sh -	to
- bl	ptical linkin	emiss	on on	retu	vork i	• • •	• • •	enon	sh -	k
- bl	ptical linkin	emiss 3 lights	on on	retu	vork i	• • •	• • •	enon	sh -	t
- bl	optical Linkin O	emiss 3 lights 001 scoret	on bits key		leakag Q	e /sec fer	îs hrs.	· · · · ·	· · · · · · · · · · · · · · · · · · ·	· · · ·
- bl Ieak		emiss 3 lights 001 scoret	or bits kez		lectrag	e /sec fer	is hrs.	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	· · · ·
- bl leak		emiss 3 lights 001 scoret	or bits hez		lectrag	e /sec fer	îs hrs.			· · · · · · · · · · · · · · · · · · ·
- bl leak	optical Linkin	scoret	or bits key		erkag C	e /sec	îs hrs			· · · · · · · · · · · · · · · · · · ·
- bl leak	optical Linkin	scoret	or bits key		estag a	e /sec	is hrs.		

Probing Attacks: Defense Assume: Altacker can only probe Values on E internal wires of signing circuit. G Intuition: Probes are \$P\$ Then, there's a clever defense against probing attacks "masking" Minun IDEA: Take a boolean clet C implementing sig schem Convert to det C' that implements sig schene. BUT - looking of any + internal wires of C' leaks nothing about sk. (Technique: Again secure multiparty computation) Still, only a very partial solution - input wires leaky - what is attacken can get volves on ++) mires?

Fault Attacks Altacker induces Saults (bit Slips) in computation. Another threat: require - Heat gut - Laser - Cosmic rays Boudryer bit Slip can cauce chaos: -Leak secret signing key (RSA) - Corrupt kernel data structures La Altaker can hijaek machine One * IS we assume that odv Can't flip 'too many' bits, can defend similar to probing ottacks. Lo Replicented HW used e.g. on satellites * Pragnetic Sold: verity signature before ontputting it. La Catches bit Slips in signing step

Supply - Chain Attacks

- Attacker modifies the computor or to you	its way	•
* Snowden slides - Cisco router * Hardware Wallets on eBay	unlikely?	•
- Modifications - mgmt interface - randomness		•
-prelouded keys -extra comm	· · · · · · · · · ·	•
- How to defend? No great solus		•
	Doesit reall.	7 7
* Buy in cash at random store?	Doesint reall. vork for HU wallets	 * *<
	Doesint reall. vork for HU wallets	7
* Buy in Cash at random store? * Inspect? Easy to hide e.g. vardiment, * Build yourself? * Trustworth, suppliers? DoD	<td>* * * * * * * * * * *</td>	* * * * * * * * * * *

Supply-Chain Attacks One meaningful defense thresholding / splitting trust Idea: Build system out of N computer, assume that attacker can compromise at most N-1 of them. Sprecise limit on ataker's power. e.g. signing service of policy inforcement (1 BTC/ day) Each device rea ski has a piece " & sk sk = sk, Osk, Osk) 5 Ski Ski + As long as attacher doesn't compromise all signing servers, can't learn Sk. or viclate policy. "Secure multiparty computation" Possible in theory to distribute any computation In practice, while any for <u>simple</u> comps